The MW_AES core performs the digital baseband function that can be used to protect electronic data…
The MW_DAB modulator core performs the digital baseband function for the transmission side…
Our specialized and skilled FPGA/SoC team can take responsibility for a complete design…
We are experienced provider of high-quality, silicon-proven IP core solutions for FPGA…
We have expertises in DSP modeling and development, specializing in architecture and…
We provide board and system-level RF design services to develop and build high-quality…
Mindway SRL offers System, Custom Electronic Design and Circuit Board Design Services..
.We specialize in new product development and R&D, addressing the most challenging issues…
We support our customers at every stage of the Functional Safety Development…
MW_ASI/SMPTE_SERDES cores implements related standards, by means of a precise and robust design, to inexpensive devices, (from Spartan3 up to 7Series families) using reduced FPGA resources.
This implies, at system level, two major benefits:
MW_ASI/SMPTE_SERDES_RX performs three major tasks:
MW_ASI/SMPTE_SERDES_TX adapts TS flow from yser clock to transmission clock, encodes words in 8B/10B format and serializes the data for transmission.
Clock infrastructures (PLLs, DCMs, BUFGs) are common to all core instances.
Version | Family | Device | Slices | SliceReg | LUTs | DSP48E1 | BRAM | Speed(MHz) |
---|---|---|---|---|---|---|---|---|
RX dual | Spartan6 | XC6LX100 | 518 | 1100 | 1219 | 0 | 3 | 270 |
RX dual | Artix®-7 | XC7A200T | 501 | 1100 | 1192 | 0 | 2 | 270 |
RX dual | Zynq | Z-7020 | 501 | 1100 | 1192 | 0 | 2 | 270 |
Version | Family | Device | Slices | SliceReg | LUTs | DSP48E1 | BRAM | Speed(MHz) |
---|---|---|---|---|---|---|---|---|
TX dual | Spartan6 | XC6LX100 | 167 | 482 | 347 | 0 | 3 | 270 |
TX dual | Artix®-7 | XC7A200T | 158 | 482 | 338 | 0 | 2 | 270 |
TX dual | Zynq | Z-7020 | 158 | 482 | 338 | 0 | 2 | 270 |
The core, delivered as is, is warranted against defects for two years from the date of purchase. Sixty days of phone and email technical support are included, starting from the delivery date.
Verification
The core has been verified through extensive simulation and physical implementation with Vivado® Design Suite on Xilinx Artix™ 7 and Zynq-7000 technology.
Deliverables
The following deliverables are available:
Optional deliverables:
Core P/N | Functionality |
---|---|
MW_ASI/SMPTE_SERDES_RX_single | single DVB Asi SerDes receiver |
MW_ASI/SMPTE_SERDES_RX_dual | dual DVB Asi SerDes receiver |
MW_ASI/SMPTE_SERDES_TX_single | single DVB Asi SerDes transmitter |
MW_ASI/SMPTE_SERDES_TX_dual | dual DVB Asi SerDes transmitter |
Related products