Go to Top

Connectivity Design Courses



CONNECTIVITY DESIGN COURSES

How to design a xilinx connectivity system in 1 day

This workshop introduces you to fundamental connectivity concepts and techniques for implementation in Xilinx FPGAs. The focus is on fundamental aspects of serial transceivers, PCIe® technology, memory interfaces, and Ethernet MACs. Design examples and labs show components from the Connectivity Targeted Reference Design (TRD). In addition, an IBERT lab is ...

Datasheet
Schedule now

Designing an integrated pci express system

Attending this course will provide students a working knowledge of how to implement a Xilinx PCI Express� core in custom applications. This course offers students hands-on experience with implementing a Xilinx PCI Express system within the customer education reference design. With this experience, users can improve their time to market ...

Datasheet
Schedule now

Designing with multi-gigabit serial i/o

Learn how to employ serial transceivers in your 7 series FPGA design. Understand and utilize the features of the serial transceiver blocks, such as 8B/10B and 64B/66B encoding, channel bonding, clock correction, and comma detection. Additional topics include use of the 7 Series FPGAs Transceiver Wizard, synthesis and implementation considerations, ...

Datasheet
Schedule now

Designing with ethernet mac controllers

Become acquainted with the various solutions that Xilinx offers for Ethernet connectivity. Learn the basics of the Ethernet standard, protocol, and OSI model while applying Xilinx solutions via hands-on laboratory exercises. Perform simulation to understand fundamental principles and obtain the knowledge to assess hardware design considerations and software development requirements.

Datasheet
Schedule now

Signal integrity and board design for xilinx fpgas

Learn when and how to apply signal integrity techniques to high-speed interfaces between Xilinx FPGAs and other components. This comprehensive course combines design technique and methodology with relevant background concepts of high-speed bus and clock design, including transmission line termination, loading, and jitter.

Datasheet
Schedule now

How to design a high-speed memory interface

This course teaches hardware designers who are new to high-speed memory I/O to design a memory interface in Xilinx FPGAs. It introduces designers to the basic concepts of high-speed memory I/O design, implementation, and debugging using 7 series FPGAs. Additionally, you will learn about the tools available for high-speed ...

Datasheet
Schedule now

Pcie protocol overview

This course focuses on the fundamentals of the PCI Express® protocol specification. The typical PCIe® architecture, including data space, data movement, and the most commonly used Transaction Layer Packets (TLPs) are covered. Interrupts and error handling are also discussed. Implementation issues are covered in the two-day Designing a LogiCORE PCI ...

Datasheet
Schedule now